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Abstract 
 
 
A resonant reset forward converter was developed as one of the topologies of the forward 
converter because it offered the simplest technique of transformer core resetting. The 
resonant reset topology does not require any external passive components or any tertiary 
winding to facilitate the core reset but it utilizes the magnetizing inductance of the 
transformer and the parasitic capacitances of the devices to bring down the core flux to 
its initial position and hence avoids core saturation of the transformer, which is the 
principle working device in the converter from the point of view of electrical isolation 
and reproduction of good quality dc voltage at the output (or the load). The saturation 
of the transformer would have otherwise led to heavy inrush current resulting in huge 
losses and degradation in efficiency of the converter.  
Thus in a low power dc-dc converter this resonant reset topology of the forward 
converter offers significant advantages. The small signal model of the converter which 
was proposed using the switch averaging method was validated using the software 
PSPICE and it gave perfect ripple free dc waveform at the output. The closed loop stage 
involved the development of a type IIIB controller to generate a sufficient phase margin 
and hence improve stability. The Optocoupler was also used in the feedback for the 
purpose of maintaining the electrical isolation and the pole which it generated (due to 
Miller’s capacitance) was compensated by manually placing a combination of a parallel 
resistor and capacitor at the output of the collector terminals of the transistor of the 
Optocoupler. Finally the hardware developments were done for the voltage mode 
controlled feedback loop using IC UC 3525A which gave satisfactory results for various 
load tests and desired input voltage fluctuations.  
 
 
Keywords: Resonant reset, magnetizing inductance, parasitic capacitance, small 
signal analysis, switch averaging, voltage mode controller, Optocoupler 
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CHAPTER 1  
INTRODUCTION 
 
The Forward converter is one of the most important industry workhorses now-a-days 
owing to its robust design. It is basically a modification of the buck converter with 
galvanic isolation, which is being provided by the transformer in the forward path. Since 
any stable and robust design requires an inherent feedback, the feedback path must also 
be isolated to maintain the continuity of galvanic isolation otherwise the entire concept 
of isolation will be lost and a fault in a primary side of the converter would invariably 
result in a huge current in the secondary as well i.e. the load side will be overloaded and 
may burn out. This may lead to fatal injuries for any working personnel at the load side 
of the converter. Thus a well-designed forward converter finds widespread applications 
in space and military where payloads may be a camera, infra-red devices or sensors.  
 
 
1.1 MOTIVATION OF THE PROJECT 
 
The forward converter, owing to its extensive developments, has numerous topologies 
with each of them having its own advantages and disadvantages. The most intriguing 
problem of the forward converter is the core flux reset mechanism of the transformer, 
the failure of which may result in saturation and eventual burning out of the 
transformer. The idea was hence to select a particular topology which would 
satisfactorily reset the core and also minimize the losses in the various external 
components used to reset the transformer, since in a low wattage converter the losses 
incurred in the external passive components may account for a large part of the 
converter output hence degrading the efficiency. The selected topology must also  
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reduce the voltage stresses across the devices of the converter which will further enable 
us to reduce the rating of the switches and hence achieve cost reduction.  
 
 
  1.2 OBJECTIVE OF THE PROJECT 
 
 
The objective of the project was to analyse in detail the working mode of the resonant 
converter, considering the effect of the parasitic capacitances (both distributed and 
lumped) on the resonant stage of the converter and finally arrive at a reset criteria for 
the converter. The small signal analysis also had to be carried out to remove any 
switching harmonics and simulations were to be performed on various platforms as 
MATLAB and PSPICE to validate the theoretical results.  
 
 
1.3 PROBLEM STATEMENT 
 
Problems were aplenty in designing the power stage of the converter. The first of them 
being the effect of the parasitic capacitances which led to huge voltage stresses across 
the devices and sometimes also inaccurate core-reset of the transformer. To understand 
their effects vividly the capacitances across the various devices were lumped into one, 
only across the switch. These gave considerably better results with reduction in the 
number of the modes. The next challenge lied in the design of the transformer since it 
was the principle most component in our converter and played a vital role in the 
reproduction of output voltages at the load side. The next difficulty was the addition of 
an extra pole in the transfer function of the converter which led to reduction in the 
phase margin and hence stability. Suitable measures thus had to be taken to compensate 
all those and form practical guidelines for the successful development of an end-to-end 
converter.
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  CHAPTER 2  
TIME DOMAIN ANALYSIS 
 
 
2.1 THE CONTEMPORARY FORWARD CONVERTER
 
Fig: A standard ideal Forward Converter 
 
The above forward converter is one of the simplest designs and does not take into 
account any of the non-linearity present in the switching devices used in the circuit.  
When the switch S is closed by the application of a gate pulse the transformer stores 
energy and by transformer action the energy is being transferred to the secondary side 
or the load side.  
During the off mode i.e. when the switch is not conducting the energy in the transformer 
dies down instantaneously as the transformer is considered ideal. The diode D1 
instantaneously switches off and the diode D2 swings into conduction which now 
maintains the load current through it.  
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PART A  
2.2 ANALYSIS USING DISTRIBUTED CAPACITANCE 
 
The practical world differs a lot from the theoretical sense. This is when parasitic 
capacitances are considered across the main switch (Mosfet) and the two diodes. Also it 
is a well-known fact that the semiconductor devices available in the market are never ideal 
i.e. there is a certain finite delay associated with turning ON and OFF of the devices which 
in turn enhances the complexity in understanding the dynamics of the converter model.  
 
2.2.1 MODELOF THE WORKING CIRCUIT 
 
Lm
Ein
QC
1DC
1D
2DC
2D
fL
fC
R
G
2N1N :
 
Fig: Modified Circuit after introduction of parasitic capacitances 
 
2.2.2 ANALYSIS OF MODE 1 (0<t<T1) 
Lm
L1 L2
Ein
vi1
i2
vI0 I0
 
Fig: Equivalent circuit of Mode 1 
 Chapter 2  Time Domain Analysis 
5 
 
 
  Description of the mode:  
 In this mode both the diodes are conducting and the mode ends when the diode D2 stops 
conducting and the parasitic capacitance forms across it.  
 
Mathematical Equations:  
2( ) / (0)m l l m mi t L L L Ein t i   
   
1 0 2( (0)) /lT I i L Ein   
 
 
2.2.3 ANALYSIS OF MODE 2 (T1<t<T2) 
 
 
 
Fig: Equivalent circuit of mode 2 
 
Description of the mode:  
This is the main operating mode of our circuit and it continues till we switch off the gate 
pulse.  
 
  Mathematical Equations:  
2 1 1( ) / / sin ( ) / ( ) (0)m D l m B m mi t Ein C L L t w t t Ein L t T i      
 
 
 
 
Lm
L1 L2
Ein
i1
i2
2DC
0I
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2.2.4 ANALYSIS OF MODE 3 (T2<t<T3) 
 
Lm
L1 L2
Ein
i1
i2
2DC
0I
QC1
i
mi
 
Fig: Equivalent circuit of Mode 3 
 
  Description of the mode:  
This mode begins when the gate pulse is not present and ends at the time when the 
reverse bias across the diode D2 is removed i.e. it starts conducting again.  
  
   Mathematical Equations:  
 
2 0/ ( ) sin / ')m Q m D Q mi EinC L C C t L C I    
   3 2 / 2T T w   
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2.2.5 ANALYSIS OF MODE 4 (T3<t<T4) 
 
Lm
L1 L2
Ein
i1
i2
QC1
i
mi
v
I0
 
Fig: Equivalent circuit of Mode 4 
 
   Description of the mode:  
Here both the secondary diodes conduct and finally it ends when the diode D1 is reverse 
biased by the dropping resonating current formed by the L and C components of the 
circuit.  
 
Mathematical Equations:  
2 3 2 3 1 3(t) cos[ ( ) ] i ( ) ( )E E Ei X w t T Y T i T      
 
 
2.2.6 ANALYSIS OF MODE 5 (T4<t<T5) 
 
Lm
L1 L2
Ein
i1
i2
QC1
i
mi
1DC
 
Fig: Equivalent circuit of Mode 5 
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Description of the mode:  
This mode is basically the principle OFF mode of our switching cycle and it continues 
till the reverse bias across the diode D1 is removed.  
   Mathematical Equations:  
   
4 4
'
(t) (T )cos (t) [ ( )] sin (t)m m G in Q G
m
C
i i w E V T w
L
    
 
 
 
 
  2.2.7 PSPICE SIMULATION AND RESULTS 
 
2.2.7.1 PSPICE SCHEMATIC 
 
 
 
 
 
 
 
V1
34Vdc
L1
740uH
L2
740uH
Lf
60u
Cf
70u
R1
1.344
out
V2
TD = 0
TF = 10nsec
PW = 2.50u
PER = 10u
V1 = 0V
TR = 10nsec
V2 = 20V
K K1
COUPLING = 0.998
K_Linear
rec
0
0
gate
M2
IRF3710Z
SW
Dbreak
D1
Dbreak
D2
Cq
10p
C2
20p
C1
20p
Tr2
Lf 1
17.1u
Cf 1
3.3u
Lf 2
760u
R2
0.01
V
V
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2.2.8.2 SIMULATION RESULT OF MODE 1 
 
 
Mode duration (Practical): 8 nsecs 
Mode duration (Theoretical): 10nsecs 
 
2.2.8.3 SIMULATION RESULT OF MODE 2 
 
 
Mode duration (Practical): 2.835 micro secs 
Mode duration (Theoretical): 2.6 micro secs 
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2.2.8.4 SIMULATION RESULT OF MODE 3 
 
 
 
Mode duration (Practical): 16 nano secs 
Mode duration (Theoretical): 15 nano secs 
 
2.2.8.5 SIMULATION RESULT OF MODE 4 
 
 
Mode duration (Practical): 3.5 nano secs 
Mode duration (Theoretical): 4.21 nano secs 
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2.2.8.6 SIMULATION RESULT OF MODE 5 
 
 
Mode duration (Practical): 1.31 micro secs 
Mode duration (Theoretical): 1.5 micro secs 
 
2.2.8.7 SIMULATION RESULT OF OUTPUT VOLTAGE AND 
MAGNETIZING CURRENT 
 
 
a)   Output Voltage;   b)   Magnetising Current of the Transformer; c)   Gate Pulse
           Time
7.0000ms 7.0040ms 7.0080ms 7.0120ms 7.0160ms 7.0200ms 7.0240ms 7.0280ms 7.0320ms 7.0357ms
V(gate)
0V
10V
20V
I(Lf2)
50mA
100mA
-26mA
SEL>>
V(out)
7.20V
7.22V
7.24V
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CHAPTER 3 
DYNAMICS AND CONTROL 
 
To understand the dynamics of the converter in a much deeper and intricate manner the 
small signal analysis is required to be carried out though it is true that the time domain 
analysis gives much more accurate results.  
There are various methods by which the small signal analysis can be carried out of 
which the basic averaging method is the most convenient and relatively easy to analyse.  
 
 
3.1 AC EQUIVALENT CIRCUIT MODELLING USING 
BASIC AVERAGING METHOD 
 
1: n
Vin
Load
L
C
G
 
Fig: A standard ideal Forward Converter 
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When the Switch is ON: 
1: n
Vin
gi
n
ci
( )v t
ig
Lv

_

_
 
Fig: Equivalent circuit when the switch is in forward conduction 
( ) V
(t) (t) (t)
(t)
L g
g
c
v t
i v i v
i
n R n R

   
 
(t) i(t)gi   
 
When the Switch is OFF:  
1: n
Vin
ig
Lv

_
( )v t
ci
 
Fig: Equivalent circuit when the switch is reverse blocking mode 
 
 
(t) VL gv    
(t) (t)
(t)c
i v
i
n R
   
(t) 0gi   
 
Performing Averaging over one switching period for the above equations gives us:  
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For the voltage across magnetising branch of the transformer:  
'
'
(t) (t) V (t)( V )
(t) V [ (t) (t)] V [2 (t) 1]
s
s
L T g g
L T g g
v d d
v d d d
    
     
 
 
 
Averaging the capacitor waveforms:  
' (t) (t)(t) ( )[ ]
(t) (t)
(t) [ ]
s
s
c T
c T
i v
i d d
n R
i v
i
n R
    
   
 
Averaging the input current waveform:  
(t) (t) (t) 0 (t) (t)gi d i d i    
 
Writing down all the above equations:  
(t)
2 (t)s
s
T
g T g
d i
L v d v
dt
 
    ……….. (1) 
(t) (t) (t)
s s sT T T
d v i v
C
dt n R
     
  …….. (2) 
(t) (t) (t)
s sg T T
i d i     …………. (3) 
Perturbing around a steady state operating point we have:  
g g gv V v         ;           (t) Ig g gi i   
(t) Dd d        ;          ' ' '(t) Dd d   
(t) Ii i            ;           (t) Vv v   
 
From equation (1) we have: 
[ ] 2[ ][ ] [ ]g g g g
d
L I i V v D d V v
dt
       
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( ) 2[ ] [ ] (2V 2 )g g g g g
dI di
L V D V d Dv v
dt dt
     
Taking the small signal terms only we have: 2 2 { 0}g g g
di dI
L V d Dv v L
dt dt
     

gv
 


di
L
dt
2 gV d
2 gDv
( )i t
 
Fig: Equivalent small signal circuit after averaging the inductor voltage waveform 
 
 
Again from equation (2) we have:  
[ ] ( ) ( )
d I i V v
C V v
dt n R
 
    
[ ] ( ) ( )
dV dv I V i v
C
dt dt n R n R
      
Taking the small signal terms only we have: 
dv i v
C
dt n R
   
 
(t)i
n
C


(t)v
 
Fig: Equivalent small signal circuit after averaging the capacitor waveform  
 
From equation (3) we have:  
( )( )g gI i D d I i     
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Taking the small signal terms only we have: gi I d Di   

gv
gi
dI ( )Di t
 
Fig: Equivalent small signal circuit after averaging the input current  
 
 
Combining all the models we have the required small signal ac model as shown:  
(t)i
n
C


(t)v
g
v dI ( )Di t
gi


2 gDv



di
L
dt
2 gV d
gv
( )i t
1:D 1:n
Fig: Resulting Small signal equivalent model after combining all the above individual 
models 
 
C


(t)v
g
v dI
gi
2 gDv

di
L
dt
2 gV d
( )i t
1:D 1:n. ..
Fig: Combination of dependent sources into effective ideal transformer leading into the 
final small signal ac model 
 
 The resultant transfer function of the above model can be obtained by setting the input 
voltage source to zero and then applying superposition theorem, which is given as 
below:  
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2
1
( )
1
vd
V
G
Lnd
s s LC
R

 
 
 
 
 
3.3 PSPICE SIMULATION AND RESULTS 
 
 
Fig: Pspice schematic using small signal method 
 
 
Fig: Output voltage with switching harmonics eliminated 
 
1: N
U5 IDEALTRAN
N = 0.71
1
2
3
4
L1
60uH
1 2
C1
60u
R1
1.33
Vg
AC = 0
TRAN =
DC = 30
00
1: N
U1 CCM3
N = 1
1
2
3
45
D1
0
Vd
AC = 1
TRAN = pulse(0.2 0.3 0 10n 10n 10u  100u)
DC = 0.34
V
           Time
0s 1ms 2ms 3ms 4ms 5ms 6ms 7ms 8ms 9ms 10ms
V(R1:2)
2V
4V
6V
8V
10V
12V
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Fig: Bode Plot of open loop Plant
           Frequency
10Hz 30Hz 100Hz 300Hz 1.0KHz 3.0KHz 10KHz 30KHz 100KHz 300KHz 1.0MHz 3.0MHz 10MHz
P(V(R1:2))
-200d
-100d
0d
DB(V(R1:2))
-200
-100
0
100
SEL>>
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CHAPTER 4 
CONTROLLER DESIGN AND 
FEEDBACK ISOLATION 
 
 4.1 DESIGN OF CONTROLLER 
 
The open loop frequency analysis of the forward converter gave a Phase Margin of 12.9 
degrees only at a gain cross-over frequency of 26.91 kHz. To design a stable closed loop 
robust system we need to improve the phase margin to at least 45 degrees, if not more. 
Thus is necessitated a lead compensator which will effectively boost the phase margin 
of our plant at our desired bandwidth. It is also to be remembered that higher phase 
margin and greater bandwidth are not possible at the same time as the product of the 
B.W and time is a constant i.e. we have to make a compromise between the two.  
Addition of an integral controller along with the lead controller will also stabilise the 
steady state error. Now-a-days ceramic capacitors are used in all output filters because 
of their low cost, abundance of supply, etc. This ESR of ceramic capacitor is also very 
low which keeps the output ripple voltage very low as well. However this ESR of the 
output filter capacitor introduces a zero in the Gvd model of our plant and the transfer 
function is modified as: 
 
(mod ) 2
(1 )
( )
( ) ( )
vd ified
R sC ESR V
G
s LC R ESR s L RC ESR R nd


   
 
2
1
( )
1
vd
V
G
Lnd
s s LC
R

 
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40dB/ dec
1
LC
w
vdG
    
40dB/ dec
20 /dB dec
1
(R ESR)LC 
1
LC
w
(mod )vd ifiedG
 
                 Fig: Bode Plot of Gvd                          Fig: Bode Plot of modified Gvd                                            
 
 
The slope of the loop gain should be -20dB/decade to ensure a stable system. This can 
be provided by a zero-pole pair. Thus the transfer function of the Type III compensator 
is as:  
   
 
 
   and the structure is designed by using a combination of six passive elements: 
 
  
inV
compV1R
3R3C
2R 2C
1C


 
Fig: Op-Amp implementation of Type III Compensator 
 
 
2 2 3 1 3
1 2 3 3
(1 )(1 ( ))
(s)
(1 )(1 )
k sC R sC R R
H
s sC R sC R
  

 
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1Pf
2Pf 3Pf1zf 2zf
1Pf
1zf 2zf 2Pf 3Pf f
20 /dB dec
20 /dB dec
 
Fig: Pole zero configuration and frequency response 
 
The first zero of the compensator fZ1 compensates the phase lag of the pole which is 
present at the origin. The second zero of the compensator fZ2 is to compensate for one 
of the double poles of the LC filter so that the slope of the resultant bode plot 
(plant+controller) is -20dB/decade . The second pole fp2 of the compensator and zero of 
the ESR cancel each other and the third pole fp3 provides more attenuation for frequency 
above fs/2 i.e. 50 kHz.   
The controller transfer function can be modified as: 
 
 
 
 
Substituting s=jw for frequency domain analysis we have: 
2
2 2 2 2 1 3 3 3 2 12
(1 )
1 1 1 1
(s) , w ;
(C )
(1 )
z
z p
p
s
k
w
H where w
s R C R C R C R C
s
w

    


1 2
12
1 1 2 1 2
1
;
(C )
C C
k C
R C C C
 
 
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2
2
1 1
1 1 1
1
2
(1 )
( )
(1 )
( ) 90 2 tan 2 tan
90 2(tan tan ) 90 2(tan )
1 ( )( )
( )
90 2 tan
z
p
z p
z p
z p
z p
p z
p z
w
k j
w
H jw
w
w j
w
w w
H jw
w w
w w
w ww w
w ww w
w w
w w w
w w w
 
  




   

      


  

 
1
2
( )
, (w) 2 tan
For maximum value of (w),differentiating w.r.t w gives us:
(w)
0
p z
v
p z
v
v
z p m
w w w
where
w w w
d
at w w w w
dw







   
1 1
max 2
( ) ( )
(w) 2 tan 2 tan
2
m p z p z
v
m p z p z
w w w w w
w w w w w
  
 
  

 
1 ratio of distance between the poles and zeros, called separation factor
p
z
w
Let k
w
 
1 1
max
1
1
Substituting we have, (w) 2 tan
2
v
k
k
 


1
The main aim of using the controller is to boost the phase of the control loop. Thus we 
should know the value of k  for which the phase of ( ) is zero and accordingly we 
can next choose the value of
H jw
 k. 
1 1
1
1 1 1
1
( ) 0, tan
42
: 2 1 0 5.827
k
H jw when
k
Solving k k k
  
    
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1For value of k 5.827 we will get ( )as positive, which is desired, since we want
 to boost the phase of the overall transfer function using type III compensator. 
H jw
If k < 5.827 is selected phase lag will be introduced and this will be detrimental to our  
   system as the Phase Margin will be further deteriorated.  
Thus safely k1 > 6  
The required transfer function of the compensator becomes: 
2 2 3 1 3
12 2 3 3
(1 )(1 ( )) 782(1 (52.8 ))(1 (52.9 ))
( )
(1 )(1 ) (1 (4.51 )(1 4.79 )
k sC R sC R R s u s u
H s
s sC R sR C s s u s u
    
 
   
 
 
2 2
2 2
782(1 ) 782(1 )
18.9( )
(1 ) (1 )
208.5
z
p
w w
w kH jw
w w
w w
w k
 
 
 
 
 
4.1.1 MATLAB SIMULATION AND RESULTS 
 
Fig: Bode Plot of Open Loop Plant 
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Fig: Bode Plot of Type III compensator 
 
Fig: Comparison of Bode Plot of Plant and Plant after compensation  
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4.2 ISOLATION OF FEEDBACK  
 
The most important aspect of the forward converter is the isolation provided by the 
transformer in the forward path which makes it a very useful one for use in space and 
military applications. But the galvanic isolation in the forward path by the transformer 
would be entirely lost if the feedback path is not isolated. This necessitated the use of 
an isolating device in the feedback also to serve the purpose of our isolation and restrict 
the propagation of any dangerous current flow in the other side while one side is shorted 
or faulted.  
 
1: n
Vin
Load
L
C
G
Driver IC
ControllerOptocoupler
Isolation in forward path
Isolation in feedback path
Galvanic isolation
 
Fig: Concept of Isolation in feedback path 
 
Now the isolation can be provided by various means. We can either use a transformer 
again to isolate the feedback or use an Optocoupler with a suitable current transfer ratio. 
The use of a transformer in the feedback will make the circuit bulkier as it is heavy and 
consumes a lot of space. On the other hand the Optocoupler, which now-a-days comes in 
a small IC package, is relatively small and light weight and very easy to use. We just have  
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to use a suitable Optocoupler package considering the current transfer ratio after designing 
the feedback path.   
 
 


BEV CE
V


FI CI
 
Fig: A basic structure of an Optocoupler 
 
The Optocoupler is nothing but a combination of an LED and a transistor operating in 
the CE mode. When the diode is forward biased the LED glows and the light rays fall 
on the base of the transistor which gives rise to a base current and if the transistor is 
biased properly a collector current will flow out of the transistor.  
The only problem with the CE configured transistor is the Miller’s capacitance effect. 
The CB junction is the reverse biased junction which means that a capacitance is formed 
in that region which is basically the input-output port of the transistor. This capacitance 
between the base and the collector can be resolved according to Miller into two 
capacitances, one across the base (or the input) and the other across the collector i.e. the 
output. This capacitance across the input creates a pole in the transfer function of the 
converter which results in the degradation of the phase margin of the plant and also its 
stability. Thus effective counter measures should be taken so as to add a zero again in 
the transfer function of the plant. This can be done by adding a parallel combination of 
a resistor and a capacitor at the output of the Optocoupler and hence modifying the 
circuit.  
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4.2.1 PSPICE SIMULATION AND RESULTS 
 
 
Fig: Output Voltage Waveform  
 
 
Fig: Generation of Gate Pulse 
 
 
 
 
 
           Time
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           Time
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Fig: a) Switch Voltage, b) Gate pulse, c) Transformer Primary Voltage
           Time
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V(TX1:1)- V(N26298)
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0V
10V
20V
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0V
100V
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  CHAPTER 5  
DESIGN OF COMPONENTS OF 
CONVERTER 
 
 
5.1 DESIGN OF TRANSFORMER USING THE CORE 
GEOMETRY APROACH 
 
5.1.1 SPECIFICATIONS 
 
1. Input voltage, Vmin    ……………………………………………………………. 26 volts 
                          Vmax ……………………………………………………………. 42 volts 
                          Vnominal ………………………………………………………… 34 volts 
2. Output voltage, Vout ……………………………………………………………. 8 volts 
3. Output current, I0  ……………………………………………………………… 6 A 
4. Switching frequency, f ………………………………………………………..  100kHZ 
5. Efficiency,    …………………………………………………………………  98% 
6. Regulation,  …………………………………………………………………   0.5% 
7. Diode voltage drop, Vd  ………………………………………………………    1 volt 
8. Operating flux density, B   …………………………………………………    0.1 T 
9. Core material …………………………………………………………………   Ferrite 
10. Window utilisation, ku  ………………………………………………………    0.3 
11. Temperature rise goal, Tf  ……………………………………………………   300C 
12. Maximum duty ratio, Dmax …………………………………………………...   0.5 
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5.1.2 DESIGN PROCEDURES 
 
Skin Depth  
 
6.62 6.62
100
0.0209 cms
f k


 
 
 
 
2 2
2
Wire diameter = 2( ) = 0.0418 cms = D
(3.14)(0.0418)
Bare wire area = A
4 4
0.00137 cm
w
w
D
A


 

 
From Standard available tables of AWG, Number 26 has bare wire area 0.00128 
cm2. 
 
WIRE 
AWG 
BARE 
AREA(cm2) 
AREA 
INSULATION 
BARE/INSULATION   /cm 
# 26 0.00128 0.001603 0.798 1345 
  
Step 1: Transformer Output power 
 
( ) 6(8 1)
54 Watts
o o o d
o
P I V V
P
   

 
 
Step 2: Input Power 
54
P
0.98
P 55.102 Watts
o
in
in
P

 

 
 
Step 3: Electrical Co-efficient 
2 2 4
2 2 4
0.145* *( B) *(10 )
0.145*(100k) *(0.1) *(10 )
1450
e
e
e
k f
k
k


 


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Step 4: Core Geometry, kg  
max
5
*
*
55.102*0.5
0.5*1450
0.0380  [cm]
e
in
g
g
g
P D
k
k
k
k




 
 
Note: In this case transformer is being operated at 100 kHz with a wire #26. Now 
because of the skin effect at about 100 kHz the ratio of the bare wire area to the total 
area is about 0.78. Therefore the overall window utilisation ku is reduced. Thus to 
return back to the norm again kg is multiplied by 1.35 and the current density J is 
calculated using a window utilisation factor of 0.29. 
Kg= (1.35)(0.0380)=0.0513 cm
5  
Step 5: Selection of ETD Core according to kg 
 
Core number ETD-29 
Manufacturer Ferroxcube 
Magnetic material 
grade 
3C90 
Magnetic path 
length, MPL 
7.2 cm 
Window height, G 2.2 cm 
Copper weight, Wtcu 32.1 gm 
Core weight, Wtfe 28.0 gm 
Mean Length Turn, 
MLT 
6.4 cm 
Iron area, Ac 0.761 cm
2 
Window area, Wa 1.865 cm
2 
Area product, Ap 1.08 cm
2 
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Core geometry, kg 0.0517 
Surface area, At 42.5 cm
2 
Milihenrys per 1000 
turns, AL 
(value approximated 
for a permeability of 
1000) 
 
 
1000 
 
 
MATERIAL 
GRADE 
AL 
e
(PERMEABILITY) 
AIR GAP (
m ) 
TYPE 
NUMBER 
3C90 2350  25% 1770 0 ETD 29/16/10 
 
 
Fig: Dimensions of ETD-29 core 
 
Step 6: Number of Primary turns  
4 4
(min) max* *10 26*0.5*10
* *( ) 100 *0.761*(0.1)
17.08 17
in
P
c
P
V D
N
f A B k
N
 

 
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Step 7: Current density J, using window utilisation factor, ku 
4 4
max
2
2 *10 2(55.102) 0.5 *10
* *( )* * (100k)*0.761*(0.1)*1.865*0.29
189.33 190 A/cm
in
c a u
P D
J
f A B W k
J
 

 
 
 
 
Step 8: Primary RMS current, IP 
(min) max
55.102
(26)( 0.5)
2.997 3 Amps
in
P
in
P
P
I
V D
I
 
 
  
 
Step 9: Primary bare wire area, Awp (B) 
(B)
2
(B)
3
190
0.01579 (cm)
P
wp
wp
I
A
J
A
 

 
 
Step 10: Number of primary strands, NSP 
(B) 0.01579
#26 0.00128
12.33 12
wp
P
P
A
NS
NS
 
 
 
 
Step 11: Calculation of new primary   /cm 
/ 1345
new /
12
new / 112
P
cm
cm
c
NS
m




  
 
 
 
Step 12: Calculation of Primary resistance, RP 
6
6
( )( )( / ) *10
(6.4)(17)(112)*10
0.0122 
P P new
P
P
R MLT N cm
R
R
 

 

 
 
 
 Chapter 5  Design of Components of converter 
34 
 
 
Step 13: Calculation of Primary copper loss, Pcu 
2 2P (3) (0.0122)
P 0.1098 Watts
P P P
P
I R 

  
 
Step 14: Number of secondary turns, Ns 
max (min)
( ) 17(8 1) 0.5
[1 ] [1 ]
( )( ) 100 (0.5)(26) 100
11.828 12 turns
P o d
s
in
s
N V V
N
D V
N
 
   
 
 
 
 
Step 15: Secondary RMS current, Is 
6
I 4.2426
2 2
I 4.24 Amps
o
s
s
I
  

 
 
 
Step 16: Secondary Bare Wire Area, AwsB  
2
4.24
A
190
A 0.0223 cm
s
wsB
wsB
I
J
 

 
 
Step 17: Calculation of number of secondary strands, NSs 
A 0.0223
17.43
#26 0.00128
17
wsB
s
s
NS
NS
  

 
 
 
Step 18: New secondary   /cm 
/ 1345
new / 79.11
17
new / 79
s
cm
cm
NS
cm




   
 
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Step 19: Calculation of secondary resistance, Rs 
6
6
( )( )( / ) *10
(6.4)(17)(79)(10 ) 0.0086 ohms
s s new
s
R MLT N cm
R
 

 
 
 
 
 
Step 20: Calculation of secondary copper loss, Ps 
2 2P (4.24) (0.0086)
P 0.1546 Watts
s s s
s
I R 

 
 
Step 21: Total Primary and Secondary copper loss, Pcu 
P (0.1098 0.1546)
P 0.2644 Watts
cu P S
cu
P P   

 
 
Step 22: Transformer Regulation,   
0.2644
0.55%
48
cu
o
P
P
     
 
 Step 23: Calculation of Magnetizing inductance, LM 
2 6
1000
2 6
1000
2 6
L ( )( ) (10 ) [mH]
L ( )( ) (10 ) [mH]
L (2350)(12) (10 )
L 338.4 H
M mag
M P
M
M
L N
L N








 
 
 Step 24: Calculation of OFF time, Toff 
 
Fig 2: Waveform of the inductor current 
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1
T (1 ) 5 secoff
D
T D
f


     
 
 
Step 25: Calculation of the ripple current, I   
( ) 26*5
0.384 Amps
(L ) 338.4
in off
M
V T
I


     
 
 
Step 26: Window utilisation factor, ku 
*( #26)
k
Now, N=(N ) ( )
(17)(12) (12)(17) 408
408*0.00128
k 0.28
1.865
wB
u
a
P P S S
u
N A
W
NS N NS
N


  
 
 
Step 27: Calculation of milliwatts per gram, mW/gm 
1.51 2.747/ (0.000318)( ) ( )
/ 3.01
acmW gm f B
mW gm


 
 
Step 28: Calculation of core loss  
3
3
( / )( )(10 )
(3.01)(28)(10 ) 0.084
fe tfe
fe
P mW gm W
P



   
 
Step 29: Total Losses, P  
0.2644 0.084
0.3487 Watts 
cu feP P P
P


   
  
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Step 30: Watts per unit area,   
3
2
0.349
8.21*10
42.5
0.00821  [watts/cm ]
t
P
A
   
   
 
Step 31: Temperature rise, Tf 
0.826
0
T 450*( )
T 8.52
f
f C
 

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5.2 OUTPUT INDUCTOR DESIGN USING THE CORE 
GEOMETRY, kg APPROACH 
 
5.2.1 SPECIFICATIONS 
 
1. Input voltage, Vmin    ……………………………………………………………. 26 volts 
                        Vmax ……………………………………………………………. 42 volts 
                        Vnominal …………………………………………………………   34 volts 
2. Output voltage, Vout ……………………………………………………………. 8 volts 
3. Output current, I0max  …………………………………………………………… 6.6 A 
4. Switching frequency, f ………………………………………………………..   100kHZ 
5. Delta current, ∆𝐼  ………………………………………………………………  98% 
6. Regulation,  …………………………………………………………………   1% 
7. Output power, (Vo+Vd)Io, Po   …………………………………………………  54W 
8. Operating flux density, Bpk  ……………………………………………………  0.3 T 
9. Core material …………………………………………………………………   Ferrite 
10. Window utilisation, ku  ………………………………………………………     0.4 
11. Diode voltage drop …………………………………………………………...    1.0V 
 
WIRE 
AWG 
BARE 
AREA 
AREA 
INSULATION 
BARE 
INSULATION 
𝜇Ω/cm 
#26 0.001280 0.001603 0.798 1345 
#27 0.001021 0.001313 0.778 1687 
#28 0.0008046 0.0010515 0.765 2142 
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SELECTION OF CORE FROM kg (MPP TOROIDAL CORE) 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
PART 
NO. 
 
OD 
 
 
ID 
 
 
HT 
 
 
55351 
 
2.430cm 
 
1.377 cm 
 
0.965 cm 
Core Number 55351 
Manufacturer Magnetics 
Magnetic path length, MPL 5.88 cm 
Core weight, Wtfe 18.706 gms 
Copper weight, Wtcu 17.90 gms 
Mean length turn, MLT 3.5 cm 
Iron area Ac 0.388 cm
2 
Window area, Wa 1.446 cm
2 
Area product, Ap 0.561153 
Core geometry, kg 0.0249 
Surface area, At 31.40 cm
2 
Milihenrys per 1000 turns, AL 51mH/1k 
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ID OD
  
OD
HT
 
Fig: Dimensions of Core 55351 (Top view and Front view) 
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CHAPTER 6  
HARDWARE DEVELOPMENTS AND 
RESULTS 
 
      
Fig: Hardware Setup in Laboratory 
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Fig: Comparison of Switch voltage and input bus voltage at a switching frequency of 100 kHz and a 
duty cycle of 8% 
 
 
 
Fig: Comparison of Switch voltage and input bus voltage at a switching frequency of 100 kHz and 
a duty cycle of 40% 
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Fig: Comparison of the switch voltages at an input bus voltage of 12V for two different duty cycle 
inputs of 8% and 40% 
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 CHAPTER 7 
CONCLUSION 
 
In this project we analysed in detail the working modes of a Resonant Reset Forward 
converter considering all the parasitic capacitances, both in distributed and lumped 
form. The lumped capacitance method gave somewhat better results as it resulted in the 
reduction in the number of modes and allowed us to formulate a reset criterion which 
was a function of the converter parameters. Next the small signal analysis was carried 
out by two approaches so as to develop a model which would eliminate all the higher 
order switching harmonics and give us high quality DC waveform at the output. In the 
feedback stage the addition of a type IIIB compensator generated the necessary phase 
margin and improved stability. But the incorporation of the Optocoupler to maintain the 
galvanic isolation led to the introduction of a pole in the transfer function which again 
degraded the system phase margin. This was manually compensated by using a parallel 
combination of a resistor and a capacitor at the terminals of the collector output of the 
transistor in the Optocoupler IC. Finally the simulations were carried out on various 
platforms as MATLAB and PSPICE to validate the theoretical models developed and 
hardware developments were done to establish the proposed model.  
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